Low Voltage Operation of a 16-bit Counter in 32 nm CMOS Technology
نویسنده
چکیده
The binary counter is a fundamental unit of computer operation. The goal of this project is to lower the supply voltage and find the optimal supply voltage which provided less power
منابع مشابه
Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملA Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process
Abstract- A novel low-voltage two-stage operational amplifier employing resistive biasing is presented. This amplifier implements neutralization and correction common mode stability in second stage while employs capacitive dc level shifter and coupling between two stages. The structure reduces the power consumption and increases output voltage swing. The compensation is performed by simple mill...
متن کاملEffective IDDQ Testing method to identify the fault in Low-Voltage CMOS Circuits
A novel voltage delta IDDQ test method is presented for circuits working in low voltages. The proposed method can eliminate the any contribution from leakage due to the usage of differential IDDQ test method. The proposed method is successfully implemented on 1-bit, 32-bit and 100-adders circuits on IBM 130 nm technology and can detect faulty circuit only if short is activated from the applied ...
متن کاملDesign of Low Power High Speed Hybrid Full Adder
In this paper, a proposed 1-bit hybrid full adder design employing both transmission gate logic and complementary metal– oxide–semiconductor (CMOS) logic is reported. The design is implemented for 1-bit Ripple Carry Adder and then is extended for 64-bit Ripple Carry Adder. The circuit is implemented using Mentor Graphics tools 130nm technology. The performance parameters such as delay, area, to...
متن کامل